This course aims at the providing the verification enthusiasts the advantages of UVM methodology over System Verilog providing us to newer concepts of Factory registration, transaction level modeling, phase mechanisms, and construction of UVC’s granting us the flexibility to create more testbenches efficiently and become a driving force in the field of Design verification.